☰

makegapedcells 停用行顏色

tag-icon • tag-icon tables rowcolor
makegapedcells 停用行顏色

我有下表

\documentclass[a4paper, 11pt, parskip]{scrreprt}
\usepackage{graphicx}
\usepackage{colortbl}
\usepackage{xcolor}
\usepackage{multirow}
\usepackage{makecell}%To keep spacing of text in tables
\setcellgapes{3pt}%parameter for the spacing

\newcommand{\specialcell}[2][c]{%
    \begin{tabular}[#1]{@{}c@{}}#2\end{tabular}}

\begin{document}
\begin{table}[h]
    %\makegapedcells
    \centering
    \resizebox{\textwidth}{!}{%resizing the whole table
        \begin{tabular}{|c|c|c|c|c|c|c|c|c|}
            \hline 
            \multicolumn{9}{|c|}{\Huge Relaisplatine} \\ 
            \hline 
            Relay Nr. & Part & Test-Id & \specialcell[c]{Signal-Name \\for Testcases} & Conn. & Pin & \specialcell[c]{Pin-\\Func.} & R Value & \specialcell[c]{Influenced \\ Signal/Voltage } \\ 
            \hline
            \rowcolor[gray]{0.8} 
            &  &  &  &  & 1 & N.C. & Open & Open \\
            \cline{6-9}
            %\hline 
            0 & WFB & WFB\_VOLT\_SDAR & WFB\_CLOCK\_+1V8 & P2 & 3 & COM &  0 $\Omega$ & SIGN02659 \\
            \cline{6-9}  
            %\hline 
            &  &  &  &  & 5 & N.O. &  0 $\Omega$ & GND \\
            %\cline{6-9}  
            \hline 
            &  &  &  &  & 7 & N.C. &  Open & Open \\ 
            \cline{6-9} 
            1 & WFB & WFB\_CLK & WFB\_CLKDIS153\_MUXOUT  & P2 & 9 & COM &  0 $\Omega$ & P5801 \\ 
            \cline{6-9}
            &  &  &  &  & 11 & N.O. &  0 $\Omega$ & P5802 \\ 
            \hline 
            &  &  &  &  & 13 & N.C. &  Open & Open \\ 
            \cline{6-9} 
            2 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_VCORE & P2 & 15 & COM &  0 $\Omega$ & SIGN02652 \\ 
            \cline{6-9} 
            &  &  &  &  & 17 & N.O. &  0 $\Omega$ & GND \\ 
            \hline 
            &  &  &  &  &  & N.C. &  Open & Open \\ 
            \cline{6-9} 
            3 & RIO & RIO\_T2\_DATA & RIO\_T2\_DATA & P3 & PCB-Cable & COM &  0 $\Omega$ & RIO\_GPP\_I2C\_SDA \\ 
            \cline{6-9} 
            &  &  &  &  & PCB-Cable & N.O. &  0 $\Omega$ & GND \\ 
            \hline 
            &  &  &  &  &  & N.C. &  Open & Open \\ 
            \cline{6-9} 
            4 &  &  &  & P3 &  & COM &  0 $\Omega$ &  \\ 
            \cline{6-9} 
            &  &  &  &  & PCB-Cable & N.O. &  0 $\Omega$ & GND \\ 
            \hline 
            &  &  &  &  & 14 & N.C. &  Open & Open \\ 
            \cline{6-9} 
            5 & RIO & RIO\_T1\_CLK & RIO\_T1\_CLK & P2 & 16 & COM &  0 $\Omega$ & RIO\_GPP\_I2C\_SCL1 \\ 
            \cline{6-9} 
            &  &  &  &  & 18 & N.O. &  0 $\Omega$ &  \\ 
            \hline 
            &  &  &  &  & 8 & N.C. &  Open & Open \\ 
            \cline{6-9} 
            6 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_MGTVCCAUX & P2 & 10 & COM &  0 $\Omega$ & SIGN02672 \\ 
            \cline{6-9} 
            &  &  &  &  & 12 & N.O. &  0 $\Omega$ &  \\ 
            \hline 
            &  &  &  &  & 2 & N.C. &  Open & Open \\ 
            \cline{6-9} 
            7 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_AVTT & P2 & 4 & COM &  0 $\Omega$ & SIGN02661 \\ 
            \cline{6-9} 
            &  &  &  &  & 6 & N.O. &  0 $\Omega$ & Open \\ 
            \hline 
        \end{tabular}
    }
    \caption{Verkabelung der ersten Relaisplatine an X400/PortA}
\end{table}
\end{document}

在此輸入影像描述

正如您所看到的，名為 Relaisplatine 的表格標題接觸了表格邊框。為了解決這個問題，我使用了\makegapedcells，但是如果我使用它，它會禁用行的著色。

如何使標題不觸及邊框並具有彩色行？

答案1

\makegapedcells套件中的巨集makecell與表格的顏色不相容。在類似的情況下，您可以使用列類型的套件cellspace和擴展S，您希望在儲存格中新增垂直空格：

\documentclass[a4paper, 11pt, parskip]{scrreprt}
\usepackage[table]{xcolor}
\usepackage{cellspace, makecell, multirow}% for tables
\setlength\cellspacetoplimit{4pt}
\setlength\cellspacebottomlimit{4pt}

%-------------------------------------- only for show page layout
\usepackage{showframe}
\renewcommand\ShowFrameLinethickness{0.15pt}
\renewcommand*\ShowFrameColor{\color{red}}
%---------------------------------------------------------------%

\begin{document}
\begin{table}%[ht]
    \tiny
    \setlength\tabcolsep{3pt}
    \centering
        \begin{tabular}{|c|c|c|c|c|c|Sc|c|c|}
            \hline
            \multicolumn{9}{|>{\normalsize}Sc|}{Relaisplatine} \\
            \hline
\makecell{Relay\\ Nr.} & Part & Test-Id & \makecell[c]{Signal-Name \\for Testcases} & Conn. & Pin & \makecell[c]{Pin-\\Func.} & R  & \makecell[c]{Influenced \\ Signal/Voltage } \\
            \hline
            \rowcolor[gray]{0.8}
            &  &  &  &  & 1 & N.C. & Open & Open \\
            \cline{6-9}
            %\hline
            0 & WFB & WFB\_VOLT\_SDAR & WFB\_CLOCK\_+1V8 & P2 & 3 & COM &  0 $\Omega$ & SIGN02659 \\
            \cline{6-9}
            %\hline
            &  &  &  &  & 5 & N.O. &  0 $\Omega$ & GND \\
            %\cline{6-9}
            \hline
            &  &  &  &  & 7 & N.C. &  Open & Open \\
            \cline{6-9}
            1 & WFB & WFB\_CLK & WFB\_CLKDIS153\_MUXOUT  & P2 & 9 & COM &  0 $\Omega$ & P5801 \\
            \cline{6-9}
            &  &  &  &  & 11 & N.O. &  0 $\Omega$ & P5802 \\
            \hline
            &  &  &  &  & 13 & N.C. &  Open & Open \\
            \cline{6-9}
            2 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_VCORE & P2 & 15 & COM &  0 $\Omega$ & SIGN02652 \\
            \cline{6-9}
            &  &  &  &  & 17 & N.O. &  0 $\Omega$ & GND \\
            \hline
            &  &  &  &  &  & N.C. &  Open & Open \\
            \cline{6-9}
            3 & RIO & RIO\_T2\_DATA & RIO\_T2\_DATA & P3 & PCB-Cable & COM &  0 $\Omega$ & RIO\_GPP\_I2C\_SDA \\
            \cline{6-9}
            &  &  &  &  & PCB-Cable & N.O. &  0 $\Omega$ & GND \\
            \hline
            &  &  &  &  &  & N.C. &  Open & Open \\
            \cline{6-9}
            4 &  &  &  & P3 &  & COM &  0 $\Omega$ &  \\
            \cline{6-9}
            &  &  &  &  & PCB-Cable & N.O. &  0 $\Omega$ & GND \\
            \hline
            &  &  &  &  & 14 & N.C. &  Open & Open \\
            \cline{6-9}
            5 & RIO & RIO\_T1\_CLK & RIO\_T1\_CLK & P2 & 16 & COM &  0 $\Omega$ & RIO\_GPP\_I2C\_SCL1 \\
            \cline{6-9}
            &  &  &  &  & 18 & N.O. &  0 $\Omega$ &  \\
            \hline
            &  &  &  &  & 8 & N.C. &  Open & Open \\
            \cline{6-9}
            6 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_MGTVCCAUX & P2 & 10 & COM &  0 $\Omega$ & SIGN02672 \\
            \cline{6-9}
            &  &  &  &  & 12 & N.O. &  0 $\Omega$ &  \\
            \hline
            &  &  &  &  & 2 & N.C. &  Open & Open \\
            \cline{6-9}
            7 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_AVTT & P2 & 4 & COM &  0 $\Omega$ & SIGN02661 \\
            \cline{6-9}
            &  &  &  &  & 6 & N.O. &  0 $\Omega$ & Open \\
            \hline
        \end{tabular}
    \caption{Verkabelung der ersten Relaisplatine an X400/PortA}
\end{table}
\end{document}

相反specialcell（未在您的 MWE 中定義）我使用\makecell{...}包 `makecell} 中的標準。

在此輸入影像描述

在上面的 MWE 中，我刪除了\resizebox{\textwidth}{!}{%resizing the whole table ...}，因為它與將字體大小更改為 具有相同的效果\tiny。這對讀者來說可能是嚴重的問題，因為文字對於正常閱讀來說太小了（請參閱上面我的評論）。

附錄： 如果您考慮旋轉桌子，請查看以下 sMWE 是否可以幫助您。請注意，即使在其中並將字體大小減小到\small，表格寬度也大於文字高度：

\documentclass[a4paper, 11pt, parskip]{scrreprt}
\usepackage{rotating}
\usepackage[table]{xcolor}
\usepackage{cellspace, makecell, multirow}% for tables
\setlength\cellspacetoplimit{3pt}       % additional top vertical spaces in cells
\setlength\cellspacebottomlimit{3pt}    % additional bottom vertical spaces in cells

%-------------------------------------- only for show page layout
\usepackage{showframe}
\renewcommand\ShowFrameLinethickness{0.15pt}
\renewcommand*\ShowFrameColor{\color{red}}
%---------------------------------------------------------------%

\begin{document}
    \begin{sidewaystable}
    \centering
    \small
\begin{tabular}{|c|c|c|c|c|c|Sc|c|c|}% added S foractivate additional vertical spaces in cels
    \hline
\multicolumn{9}{|Sc|}{Relaisplatine} \\
    \hline
\makecell{Relay\\ Nr.} & Part & Test-Id & \makecell[c]{Signal-Name \\for Testcases} & Conn. & Pin & \makecell[c]{Pin-\\Func.} & R  & \makecell[c]{Influenced \\ Signal/Voltage }        \\
    \hline
\rowcolor[gray]{0.8}
&  &  &  &  & 1 & N.C. & Open & Open \\
    \cline{6-9}
0 & WFB & WFB\_VOLT\_SDAR & WFB\_CLOCK\_+1V8 & P2 & 3 & COM &  0 $\Omega$ & SIGN02659 \\
    \cline{6-9}
&  &  &  &  & 5 & N.O. &  0 $\Omega$ & GND \\
    \hline
&  &  &  &  & 7 & N.C. &  Open & Open \\
    \cline{6-9}
1 & WFB & WFB\_CLK & WFB\_CLKDIS153\_MUXOUT  & P2 & 9 & COM &  0 $\Omega$ & P5801 \\
    \cline{6-9}
&  &  &  &  & 11 & N.O. &  0 $\Omega$ & P5802 \\
    \hline
&  &  &  &  & 13 & N.C. &  Open & Open \\
    \cline{6-9}
2 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_VCORE & P2 & 15 & COM &  0 $\Omega$ & SIGN02652 \\
    \cline{6-9}
&  &  &  &  & 17 & N.O. &  0 $\Omega$ & GND \\
    \hline
&  &  &  &  &  & N.C. &  Open & Open \\
    \cline{6-9}
3 & RIO & RIO\_T2\_DATA & RIO\_T2\_DATA & P3 & PCB-Cable & COM &  0 $\Omega$ & RIO\_GPP\_I2C\_SDA \\
    \cline{6-9}
&  &  &  &  & PCB-Cable & N.O. &  0 $\Omega$ & GND \\
    \hline
&  &  &  &  &  & N.C. &  Open & Open \\
    \cline{6-9}
4 &  &  &  & P3 &  & COM &  0 $\Omega$ &  \\
    \cline{6-9}
&  &  &  &  & PCB-Cable & N.O. &  0 $\Omega$ & GND \\
    \hline
&  &  &  &  & 14 & N.C. &  Open & Open \\
    \cline{6-9}
5 & RIO & RIO\_T1\_CLK & RIO\_T1\_CLK & P2 & 16 & COM &  0 $\Omega$ & RIO\_GPP\_I2C\_SCL1 \\
    \cline{6-9}
&  &  &  &  & 18 & N.O. &  0 $\Omega$ &  \\
    \hline
&  &  &  &  & 8 & N.C. &  Open & Open \\
    \cline{6-9}
6 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_MGTVCCAUX & P2 & 10 & COM &  0 $\Omega$ & SIGN02672 \\
    \cline{6-9}
&  &  &  &  & 12 & N.O. &  0 $\Omega$ &  \\
    \hline
&  &  &  &  & 2 & N.C. &  Open & Open \\
    \cline{6-9}
7 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_AVTT & P2 & 4 & COM &  0 $\Omega$ & SIGN02661 \\
    \cline{6-9}
&  &  &  &  & 6 & N.O. &  0 $\Omega$ & Open \\
    \hline
\end{tabular}
\caption{Verkabelung der ersten Relaisplatine an X400/PortA}
    \end{sidewaystable}
\end{document}

答案2

您{NiceTabular}有一把與 相容的nicematrix密鑰。cell-space-limits\rowcolor

\documentclass[a4paper, 11pt, parskip]{scrreprt}
\usepackage{xcolor}
\usepackage{nicematrix}

\begin{document}
\begin{table}%[ht]
    \tiny
    \setlength\tabcolsep{3pt}
    \centering
        \begin{NiceTabular}{|c|c|c|c|c|c|c|c|c|}[colortbl-like,cell-space-limits=4pt]
            \hline
            \Block{1-9}{\normalsize Relaisplatine} \\
            \hline
\Block{}{Relay\\ Nr.} & Part & Test-Id & \Block{}{Signal-Name \\for Testcases} & Conn. & Pin & \Block{}{Pin-\\Func.} & R  & \Block{}{Influenced \\ Signal/Voltage } \\
            \hline
            \rowcolor[gray]{0.8}
            &  &  &  &  & 1 & N.C. & Open & Open \\
            \cline{6-9}
            0 & WFB & WFB\_VOLT\_SDAR & WFB\_CLOCK\_+1V8 & P2 & 3 & COM &  0 $\Omega$ & SIGN02659 \\
            \cline{6-9}
            &  &  &  &  & 5 & N.O. &  0 $\Omega$ & GND \\
            \hline
            &  &  &  &  & 7 & N.C. &  Open & Open \\
            \cline{6-9}
            1 & WFB & WFB\_CLK & WFB\_CLKDIS153\_MUXOUT  & P2 & 9 & COM &  0 $\Omega$ & P5801 \\
            \cline{6-9}
            &  &  &  &  & 11 & N.O. &  0 $\Omega$ & P5802 \\
            \hline
            &  &  &  &  & 13 & N.C. &  Open & Open \\
            \cline{6-9}
            2 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_VCORE & P2 & 15 & COM &  0 $\Omega$ & SIGN02652 \\
            \cline{6-9}
            &  &  &  &  & 17 & N.O. &  0 $\Omega$ & GND \\
            \hline
            &  &  &  &  &  & N.C. &  Open & Open \\
            \cline{6-9}
            3 & RIO & RIO\_T2\_DATA & RIO\_T2\_DATA & P3 & PCB-Cable & COM &  0 $\Omega$ & RIO\_GPP\_I2C\_SDA \\
            \cline{6-9}
            &  &  &  &  & PCB-Cable & N.O. &  0 $\Omega$ & GND \\
            \hline
            &  &  &  &  &  & N.C. &  Open & Open \\
            \cline{6-9}
            4 &  &  &  & P3 &  & COM &  0 $\Omega$ &  \\
            \cline{6-9}
            &  &  &  &  & PCB-Cable & N.O. &  0 $\Omega$ & GND \\
            \hline
            &  &  &  &  & 14 & N.C. &  Open & Open \\
            \cline{6-9}
            5 & RIO & RIO\_T1\_CLK & RIO\_T1\_CLK & P2 & 16 & COM &  0 $\Omega$ & RIO\_GPP\_I2C\_SCL1 \\
            \cline{6-9}
            &  &  &  &  & 18 & N.O. &  0 $\Omega$ &  \\
            \hline
            &  &  &  &  & 8 & N.C. &  Open & Open \\
            \cline{6-9}
            6 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_MGTVCCAUX & P2 & 10 & COM &  0 $\Omega$ & SIGN02672 \\
            \cline{6-9}
            &  &  &  &  & 12 & N.O. &  0 $\Omega$ &  \\
            \hline
            &  &  &  &  & 2 & N.C. &  Open & Open \\
            \cline{6-9}
            7 & WFB & WFB\_VOLT\_SDAR & WFB\_WF\_FPGA\_AVTT & P2 & 4 & COM &  0 $\Omega$ & SIGN02661 \\
            \cline{6-9}
            &  &  &  &  & 6 & N.O. &  0 $\Omega$ & Open \\
            \hline
        \end{NiceTabular}
    \caption{Verkabelung der ersten Relaisplatine an X400/PortA}
\end{table}
\end{document}

您需要多次編譯（因為nicematrix在背景使用 PGF/Tikz）。

上述程式碼的輸出

相關內容